Logic level

Results: 537



#Item
131Emerging technologies / EUROMICRO / Synthetic biology / Agilent Technologies / Memristor / Logic synthesis / Physical design / High-level synthesis / European Train Control System / Electronic design automation / Electronic engineering / Technology

18th Euromicro Conference on Digital System Design Funchal, Madeira, Portugal - August 26-28, 2015 DSD 2015

Add to Reading List

Source URL: paginas.fe.up.pt

Language: English - Date: 2015-02-19 10:58:39
132Logic in computer science / Model theory / Boolean algebra / Boolean satisfiability problem / Electronic design automation / Interpretation / Symbol / Function / Mathematics / Theoretical computer science / Mathematical logic

A Decision Procedure for a Sublanguage of Set Theory Involving Monotone, Additive, and Multiplicative Functions. I. The Two-Level Case. Calogero G. Zarba ([removed]) LORIA and INRIA-Lorraine 615, rue du Jardin Botan

Add to Reading List

Source URL: www.multimedialibrary.com

Language: English - Date: 2014-03-05 12:40:27
133Hardware description languages / Hardware verification languages / Logic design / Technical communication / Verilator / Verilog / High-level synthesis / VHDL / Logic simulation / Electronic engineering / Digital electronics / Electronic design automation

Appears in the Proceedings of the 47th Int’l Symp. on Microarchitecture (MICRO-47), December[removed]PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research Derek Lockhart, Gary Zibrat, and Ch

Add to Reading List

Source URL: csl.cornell.edu

Language: English - Date: 2015-03-29 23:28:17
134Synopsys / Compiler / SystemC / CPU design / Catapult C / Logic synthesis / Electronic engineering / Electronic design automation / High-level synthesis

Success Story Synopsys and STMicroelectronics Noida ST Noida Quickly Achieves Advanced Video Compression with Synphony C Compiler

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2014-12-18 07:15:55
135Elementary mathematics / Predicate logic / Semantics / Model theory / Variable / FO / Expected value / Function / Quantification / Mathematics / Logic / Mathematical logic

p. 235 precedence of √ moved from level 12 to level 2 ------------------------------------p.235 change “means” to “means the same as” 3 times. ------------------------------------p.

Add to Reading List

Source URL: www.cs.toronto.edu

Language: English - Date: 2014-12-03 23:27:32
136Electronic design / Logic design / Integrated circuits / Synopsys / Hardware description language / Logic synthesis / Logic simulation / Integrated circuit design / High-level synthesis / Electronic engineering / Digital electronics / Electronic design automation

Datasheet Solutions for DO-254 Overview ``

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2015-03-10 22:15:24
137Electronic design / Digital electronics / Integrated circuits / Field-programmable gate array / Synopsys / Logic synthesis / High-level synthesis / Integrated circuit design / Application-specific integrated circuit / Electronic engineering / Electronics / Electronic design automation

FPGA Design Solution for High-Reliability Applications `` Design Automation for High Reliability ``

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2015-04-20 13:16:33
138Electronic design / Integrated circuits / Fabless semiconductor companies / Field-programmable gate array / Logic synthesis / High-level synthesis / Timing closure / Altera / Integrated circuit design / Electronic engineering / Electronics / Electronic design automation

Datasheet Synplify Premier Fast, Reliable FPGA Implementation and Debug Overview

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2015-04-17 18:15:23
139Climate change policy / United Nations Framework Convention on Climate Change / Emissions reduction / Reducing Emissions from Deforestation and Forest Degradation / Deforestation / Biosequestration / Carbon sequestration in terrestrial ecosystems / Forestry / Environment / Carbon finance

GCF/BPage 84 Annex X: Initial logic model for REDD+ results-based payments Level Elements

Add to Reading List

Source URL: www.gcfund.org

Language: English - Date: 2015-02-28 10:41:44
140Electronic design / Field-programmable gate array / Logic synthesis / Synopsys / High-level synthesis / VHDL / SystemVerilog / Verilog / Aldec / Electronic engineering / Hardware description languages / Electronic design automation

Datasheet Synplify Pro Fast, High-Performance FPGA Synthesis Overview

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2015-04-17 18:15:23
UPDATE